Operating Systems – Memory Management

ECE 344

ECE 344 Operating Systems

Memory Management

- Background
- Swapping
- Contiguous Allocation
- Paging
- Segmentation
- Segmentation with Paging
- Virtual Memory

Binding of Instructions and Data to Memory

- Compile time:
 - known memory location
 - absolute code can be generated
 - must recompile code if starting location changes.
- Load time:
 - generate *relocatable* code if memory location is not known at compile time.

• Execution time:

- process can be moved during its execution from one memory segment to another.
- need hardware support for address mapping

Logical vs. Physical Address Space

- A logical address space that is bound to a separate physical address space
 - Logical address generated by the CPU; also referred to as virtual address.
 - Physical address address generated by the memory management unit.
- Logical and physical addresses are the same in compile-time and load-time addressbinding schemes.
- Logical (virtual) and physical addresses differ in execution-time address-binding scheme.

Memory-Management Unit (MMU)

- Hardware device that maps logical/virtual to physical address.
- In MMU the value in the relocation register is added to every address generated by a program at the time the address is sent to memory.
- The program deals with logical addresses; it never sees the real physical addresses.



Memory Allocation

Contiguous Memory Allocation

- Multiple partitions for multiple processes
- Relocation register and limit registers to protect processes from one another (and protect OS code)
- Both registers are part of process context (i.e., PCB)
- Relocation register contains value of smallest physical address
- Limit register contains range of logical addresses
- Each logical address must be less than the limit register.

Hardware Support for Relocation and Limit Registers



Multi-partition Allocation

- Holes are blocks of available memory
- Holes of various size are scattered throughout memory.
- When a process arrives, it is allocated memory from a hole large enough to accommodate it.
- Operating system maintains information about:
 - allocated partitions
 - free partitions (i.e., holes)



►

Р	Р	Р	Р
Q	Q		
R	hole	hole	
S	S	S	S
Т	Т	Т	

Dynamic Storage Allocation Problem

- How to satisfy a request for memory of size n from a list of free holes?
- First-fit: Allocate the *first* hole that is big enough.
- **Best-fit**: Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size. **Produces the smallest leftover hole.**
- Worst-fit: Allocate the *largest* hole; must also search entire list. Produces the largest leftover hole

External Fragmentation

Memory



Internal Fragmentation

Memory

Process 5 required space

- Memory is allocated in block/partition/junks
- Giving back a small amount of memory to the memory manager is not feasible
- Overhead of managing a few left-over bytes is not worth the effort

Fragmentation

- External Fragmentation total memory space exists to satisfy a request, but it is not contiguous.
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used.
- Reduce external fragmentation by **compaction**
 - Shuffle memory contents to place all free memory together in one large block.
 - Compaction is possible only if address binding is dynamic, and is done at execution time.

Preview

- The problem so far has been that we allocated memory in **contiguous junks**
- What if we could allocate memory in noncontiguous junks?
- We will be looking at techniques that aim at avoiding
 - External fragmentation
 - (Internal fragmentation)



ECE 344 Operating Systems

Paging

- Physical address space of a process can be noncontiguous;
- Process is allocated physical memory whenever the latter is available.
- **Divide physical memory** into **fixed-sized blocks** called **frames** (size is power of 2, between 512 bytes and 8192 bytes).
- Divide logical memory into blocks of same size called pages.
- Keep track of all free frames.
- To run a program of size *n* pages, need to find *n* free frames and load program.
- Set up a **page table** to translate logical to physical addresses.
- Internal fragmentation: for last page)

Address Translation Scheme

- Address generated by CPU is divided into:
 - Page number (p)
 - Used as an **index** into the page table
 - Page table contains **base address** of each page in physical memory.
 - Page offset (d)
 - **combined with base address** to define the physical memory address sent to the memory unit.



ECE 344 Operating Systems









Implementation of Page Table

- Page table is kept in main memory.
- **Page-table base register** (PTBR) points to the page table (part of process context).
- **Page-table length register** (PRLR) indicates size of the page table (part of process context).
- In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.
- This is pretty inefficient, if done in software

Implementation of Page Table

- Page table can be extremely large
- 32 bit virtual address and 4k page size results in 1 million pages (2³²/2¹² = 2²⁰)
- 4 byte page table entry, results in a 4MB table
- Page table requires 1 million entries, each process has its own table
- Mapping has to be fast
- A typical instruction has 1, 2, ... operands, which require memory access (through page table)

Implementation of Page Table

- Page table as a set of registers
 - Adds to context switch overhead
 - Page table usually too large
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory
- A.k.a. a translation look-aside buffer (TLB)



ECE 344 Operating Systems

Page Table Structure

- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables

Hierarchical Page Tables

- Allocating the page table contiguously in memory is not feasible
- Break up the logical address space into multiple page tables
- Recursively apply the paging scheme to the page table itself
- A simple technique is a two-level page table

Two-Level Paging Example

- A logical address (on 32-bit machine with 4K page size) is divided into:
 - A page number consisting of 20 bits.
 - Possible address space of size 2²⁰ pages.
 - A page offset consisting of 12 bits.
 - 12 bits can address 4096 bytes (i.e., all bytes in the 4k page).
- Since the page table is paged, the page number is further divided into:
 - a 10-bit page number.
 - a 10-bit page offset.

Two-level Address

• Thus, a logical address is as follows:

page number		nber	page offset	
	<i>p</i> ₁	<i>p</i> ₂	d	

- 10 bits 10 bits 12 bits
- where p₁ is an index into the outer page table, and p₂ is the displacement within the page of the (inner) page table.

Address-Translation Scheme

 Address-translation scheme for a two-level 32-bit paging architecture





ECE 344 Operating Systems

Shared Memory

Shared Pages

- Shared code
 - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
 - Shared code must appear in same location in the logical address space of all processes.
- Private code and data
 - Each process keeps a separate copy of the code and data.
 - The pages for the private code and data can appear anywhere in the logical address space.
Shared Pages Example



Summary

- Address binding
- Contiguous memory management
- Overlays
- Swapping
- Paging

Virtual Memory

Virtual Memory

- Only **part of the program** needs to be in memory for execution.
- Logical address space can therefore be much larger than physical address space.
- Physical address spaces can be shared by several processes.
- More efficient process creation.
- Virtual memory can be implemented via – Demand paging
 - -Demand segmentation



Demand Paging

- Bring a page into memory only when it is needed.
 - Less I/O needed
 - Less memory needed
 - Faster response
 - More users
- Page is needed \Rightarrow reference to it
 - invalid reference \Rightarrow abort
 - not-in-memory \Rightarrow bring to memory



Valid-Invalid Bit

- With each page table entry a valid invalid bit is associated (1 ⇒ in-memory, 0 ⇒ not-in-memory)
- Initially valid—invalid bit is set to 0 on all entries
- During address translation, if valid– invalid bit in page table entry is 0 ⇒ page fault
- **Demand paging** (all bits initially 0)





What happens if there is no free frame?

- Page replacement find some page in memory, but not really in use, swap it out.
 - algorithm
 - performance
 - algorithm should result in minimum number of page faults
- Same page may be brought into memory several times.

Page Replacement

- Prevent over-allocation of memory by modifying page-fault service routine to include page replacement
- Use modify (dirty) bit to reduce overhead of page transfers
 - only modified pages need to be written to disk
- Page replacement completes separation between logical memory and physical memory
- Thus large virtual memory can be provided on a smaller physical memory



Basic Page Replacement

- Find the location of the desired page on disk
- Find a free frame
- If there is a free frame, use it
- If there is no free frame, use a page replacement algorithm to select a victim frame
- Read the desired page into the (newly) freed frame
- Update the page table
- Restart the process



Page Replacement Algorithms

- Want lowest page-fault rate.
- Evaluate algorithm by running it on a particular string of memory references (reference string)
- Compute the number of page faults on that string
- In all our examples, the reference string is

1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5.

Graph of Page Faults Versus The Number of Frames



ECE 344 Operating Systems

First-In-First-Out (FIFO) Algorithm

- Reference string: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5
- Replace oldest page
- 3 (4) frames (3 (4) pages can be in memory at a time per process)
 - initialization code
 - frequently used code

3 3 2 4

2

- 1 1 5 4 2 2 1 5 10 page faults 3 3 2 4 4 3
- More frames, more faults)-: !
- Implemented with FIFO-queue ECE 344 Operating Systems

FIFO Page Replacement



FIFO Illustrating Belady's Anamoly (1976)



ECE 344 Operating Systems

Optimal Algorithm

- Replace page that will not be used for longest period of time (cf. SJF)
- A 4 frames example

3 4 5

1

2

4

- How do we know this?
- Used for measuring how well an algorithm performs
- A baseline, we can't do better

Optimal Page Replacement



page frames

Least Recently Used (LRU) Algorithm

Reference string: 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

- use recent past as approximation of near future
- Counter implementation
 - Every page table entry has a counter; every time page is referenced through this entry, copy the clock into the counter.
 - When a page needs to be replaced, look at the counters to determine least recently used

5

1

2

3

4

5

3

4

LRU Page Replacement



LRU Algorithm (Cont.)

- Stack implementation keep a stack of page numbers in a double link form
- Page referenced
 - move it to the top
 - requires 6 pointers to be changed
 - No search for replacement

Use Of A Stack to Record The Most Recent Page References



ECE 344 Operating Systems

LRU Approximation Algorithm 1

- Reference bit
 - -With each page associate a bit, initially all 0
 - -When page is referenced bit set to 1
 - Replace the page which is 0 (if one exists)
 - -We do not know the order, however

LRU Approximation Algorithm 2

- Keep several reference bits (e.g., 8 bits) per page
- And keep the reference bit (as before)
- At periodic intervals (timer interrupt, e.g., 100 milliseconds) shift the reference bit of every page into the high-order position of the reference bit
- Right shift the reference bits, dropping low order bit
- 0000 0000 not been used in past intervals
- 1111 1111 has been used each in interval
- Interpret as unsigned integers, choose smallest as victim

LRU Approximation Algorithm 3

- Second chance
 - Need 1 reference bit
 - Clock replacement
 - If page to be replaced (in clock order) has reference bit set to 1. then:
 - set reference bit 0.
 - leave page in memory.
 - replace next page (in clock order), subject to same rules.

Second-Chance (clock) Page-Replacement Algorithm



Counting Algorithms

- Keep a counter of the number of references that have been made to each page
- LFU Algorithm: replaces page with smallest count
- MFU Algorithm: based on the argument that the page with the smallest count was probably just brought in and has yet to be used

Allocation of Frames

- Each process needs minimum number of pages
- Example: IBM 370 6 pages to handle MOVE instruction:
 - instruction is 6 bytes, might span 2 pages
 - 2 pages to handle from
 - -2 pages to handle to

Minimum number of frames



Fixed Allocation

- Two major allocation schemes
 - fixed allocation
 - priority allocation

- Equal allocation e.g., if 100 frames and 5 processes, give each 20 pages.
- Proportional allocation Allocate according to the size of process.

Fixed Allocation

 $s_i = size of process p_i$ Example: $S = \sum S_i$ m = 64m = total number of frames $s_i = 10$ a_i = allocation for $p_i = \frac{s_i}{s} \times m$ $s_2 = 127$ $a_1 = \frac{10}{137} \times 64 \approx 5$ $a_2 = \frac{127}{137} \times 64 \approx 59$

Priority Allocation

- Use a proportional allocation scheme using priorities rather than size
- If process P_i generates a page fault,
 - select for replacement one of its frames
 - select for replacement a frame from a process with **lower priority number**
Global vs. Local Allocation

- Global replacement process selects a replacement frame from the set of all frames; one process can take a frame from another
- Local replacement each process selects from only its own set of allocated frames.

Thrashing

- If a process does not have "enough" pages, the page-fault rate is very high. This leads to:
 - low CPU utilization (ready queue is empty)
 - operating system (may) think that it needs to increase the degree of multiprogramming
 - another process added to the system
 - this process requires pages to be brought in ...
- Thrashing = a process is busy swapping pages in and out (spends more time paging than executing.)

Thrashing



ECE 344 Operating Systems

Locality

- Why does paging work?
- Due to locality (memory accesses are not random)
- Locality model
 - Process migrates from one locality to another
 - Locality corresponds to a procedure call (local variables, some global variables and instructions of procedure)
 - Localities may overlap
- Why does thrashing occur?

sum over size of all localities > total physical memory size



ECE 344 Operating Systems

Working-Set Model (approximate locality)

- $\Delta \equiv$ working-set window \equiv a fixed number of page references. Example: 10,000 instruction
- WSS_i (working set size of Process P_i) = total number of pages referenced in the most recent Δ (varies over time)
 - if Δ too small will not encompass entire locality.
 - if Δ too large will encompass several localities.

- if $\Delta = \infty \Rightarrow$ will encompass entire process.

- $D = \Sigma WSS_i \equiv \text{total frames demanded}$
- if $D > m \Rightarrow$ Thrashing (m is total physical memory)
- Policy if D > m, then suspend one of the processes.
 ECE 344 Operating Systems

Working-set model



Keeping Track of the Working Set

- Approximate with interval timer + a reference bit
- Example: $\Delta = 10,000$
 - Timer interrupts after every 5000 time units.
 - Keep in memory 2 bits for each page.
 - Whenever a timer interrupts copy reference bit to memory bits and sets the values of all reference bits to 0.
 - If one of the bits in memory = 1 \Rightarrow page in working set.
- Why is this not completely accurate?
- Improvement = 10 bits and interrupt every 1000 time units (cost of interrupt!).

Page-Fault Frequency Scheme



Summary Memory Management

- Contiguous memory management
- Paging and segmentation
- Virtual memory management based on demand paging
- Page replacement algorithm
- Frame allocation strategies
- Thrashing
- Locality and working set model

ECE 344 Operating Systems

OS Lecture

- Concepts and OS hacking
- Processes and Threads
- OS System Structure and Architecture
- Synchronization
 - Software based solutions
 - Hardware based solutions
 - Semaphores, mutexes/locks, CVs, monitors
 - Synchronization problems
- Scheduling algorithm
- Memory management

Assignments

- Tools: CVS, GDB, GCC
- Adding a delta to a large and complex software system
 - Not much know methodology about how to do this (but see software engineering course)
 - Don't be afraid of the size; work with a localized understanding of system; 20K lines of code is nothing compared to the size of real OS, DBs, ...
- Making design decision which great reach (actually making the decision is difficult)
- Implementation of synchronization mechanisms
- Use of synchronization mechanisms
- Implementation of system calls (not just a procedure call)
- Implementation of scheduling algorithms and performance counters
- OS and Systems is about hacking; that is building and extending large complex software systems

The Final

- Closed book
- Covers entire lecture and assignments
- Rough breakdown of final, don't quote me
 - -20-30 % knowledge questions a la midterm
 - 10 20 % about assignments
 - -20-30 % synchronization
 - 10 20 % memory management
 - Rest other course topics

The End

ECE 344 Operating Systems

Segmentation

- Memory-management scheme that supports user's view of memory.
- A program is a **collection of segments**. A segment is **a logical unit** such as:

main program,
procedure,
function,
method,
object,
local variables, global variables,
common block,
stack,
symbol table, arrays

User's View of a Program



ECE 344 Operating Systems



Segmentation Architecture

- Logical address consists of a two tuple: <segment-number, offset>,
- Segment table maps two-dimensional physical addresses; each table entry has:
 - base contains the starting physical address where the segments reside in memory.
 - limit specifies the length of the segment.
- **Segment-table base register** (STBR) points to the segment table's location in memory.
- Segment-table length register (STLR) indicates number of segments used by a program; ECE 344 Operating Systems



ECE 344 Operating Systems





ECE 344 Operating Systems

Hashed Page Tables

- Common in address spaces > 32 bits.
- The virtual page number is hashed into a page table.
- This page table contains a chain of elements hashing to the same location.
- Virtual page numbers are compared in this chain searching for a match. If a match is found, the corresponding physical frame is extracted.

Hashed Page Table



Inverted Page Table

- One entry for each real frame of memory.
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page.
- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs.
- Use hash table to limit the search to one or at most a few — page-table entries.

Inverted Page Table Architecture

